OpenPulse

OneB1ank/pcileech-as02-3p

AS02MC04 XCKU3P PCILeech-compatible FPGA port with 25G RawUDP transport on SFP1

Language: SystemVerilog

23GitHub stars
12public forks

Observed star growth

+0 stars24h growth
Observed OpenPulse samples
Building history7d growth
Not enough current observations
Building history30d growth
Not enough current observations

Latest OpenPulse observation:

GitHub topics

View source repository on GitHub